eTEACH presentation accessible player instructionseTEACH presentation accessible player instructionsThis eTEACH player requires that you have Flash 8 or above installed. If you do not, download the player from Adobe.
The next major heading marks the start of the presentation. Each next lower level heading thereafter marks the beginning of a slide. An audio control button that plays the audio track for the slide follows the contents and notes for each slide in the presentation. Pressing this button after the audio playback toggles pausing and resuming the playback. Before moving off the play audio button, complete listening to the audio track for the slide or pause the audio. Control + Shift + L increases volume. Control + Shift + Q decreases volume.
There is a table of contents for the presentation following the presentation. The table of contents can be used to access sections of the presentation in random order. Type Control + Shift + C to go to the table of contents.
When links to external resources are present in the presentation, a list of these resource links follows the table of contents. When following a link to a resource, you should remember which slide you were on. When you return to the main page, your screen-reader may not return you to that slide. You can use the table of contents or just click through the headings to return to the correct slide.
This presentation contains resources. Click here to proceed immediately to the resource list. A link to resources follows each slide.
If the presentation contains one or more quizzes, a button to take you to each quiz follows the slide at which the quiz is to occur. Each question in the quiz begins with a level three heading. The answer choices will be presented in a list. If your instructor has supplied a hint for the questions, it will follow the answers and is formatted as an anchor. The correct answer to the question follows the list of answers and the hint (if included). The correct answer is also formatted as an anchor.
Chapter 2 - Part 1 - PPT - Mano & Kime - 2nd EdSlide 1 Slide #1Slide 2 OverviewOverview Why programmable logic? Programmable logic technologies Read-Only Memory (ROM) Programmable Logic Array (PLA) Programmable Array Logic (PAL) Examples of using programmable logic
Slide 3 Why Programmable Logic?Why Programmable Logic? Facts: It is most economical to produce an IC in large volumes Many designs required only small volumes of ICs Need an IC that can be: Produced in large volumes Handle many designs required in small volumes A programmable logic part can be: Made in large volumes Programmed to implement large numbers of different low-volume designs
Slide 4 Programmable Logic - Additional AdvantagesProgrammable Logic - Additional Advantages Many programmable logic devices are field- programmable, i. e., can be programmed outside of the manufacturing environment Most programmable logic devices are erasable and reprogrammable. Allows updating a device or correction of errors Allows reuse the device for a different design - the ultimate in re-usability! Ideal for course laboratories Programmable logic devices can be used to prototype design that will be implemented for sale in regular ICs. Complete Intel Pentium designs were actually prototype with specialized systems based on large numbers of VLSI programmable devices!
Slide 5 Programming TechnologiesProgramming Technologies Programming technologies are used to: Control connections Build lookup tables Control transistor switching The technologies Control connections Mask programming Fuse Antifuse Single-bit storage element
Slide 6 Programming TechnologiesProgramming Technologies The technologies (continued) Build lookup tables Storage elements (as in a memory) Transistor Switching Control Stored charge on a floating transistor gate Erasable Electrically erasable Flash (as in Flash Memory) Storage elements (as in a memory)
Slide 7 Technology CharacteristicsTechnology Characteristics Permanent - Cannot be erased and reprogrammed Mask programming Fuse Antifuse Reprogrammable Volatile - Programming lost if chip power lost Single-bit storage element Non-Volatile Erasable Electrically erasable Flash (as in Flash Memory) Build lookup tables Storage elements (as in a memory) Transistor Switching Control Stored charge on a floating transistor gate Erasable Electrically erasable Flash (as in Flash Memory) Storage elements (as in a memory)
Slide 8 Programmable ConfigurationsProgrammable Configurations Read Only Memory (ROM) - a fixed array of AND gates and a programmable array of OR gates Programmable Array Logic (PAL)Ò - a programmable array of AND gates feeding a fixed array of OR gates. Programmable Logic Array (PLA) - a programmable array of AND gates feeding a programmable array of OR gates. Complex Programmable Logic Device (CPLD) /Field- Programmable Gate Array (FPGA) - complex enough to be called architectures PAL is a registered trademark of Lattice Semiconductor Corp.
Slide 9 ROM, PAL and PLA ConfigurationsROM, PAL and PLA Configurations (a) Programmable read-only memory (PROM) Inputs Fixed AND array (decoder) Programmable OR array Outputs Programmable Connections (b) Programmable array logic (PAL) device Inputs Programmable AND array Fixed OR array Outputs Programmable Connections (c) Programmable logic array (PLA) device Inputs Programmable OR array Outputs Programmable Connections Programmable Connections Programmable AND array
Slide 10 Read Only MemoryRead Only Memory Read Only Memories (ROM) or Programmable Read Only Memories (PROM) have: N input lines, M output lines, and 2N decoded minterms. Fixed AND array with 2N outputs implementing all N-literal minterms. Programmable OR Array with M outputs lines to form up to M sum of minterm expressions. A program for a ROM or PROM is simply a multiple-output truth table If a 1 entry, a connection is made to the corresponding minterm for the corresponding output If a 0, no connection is made Can be viewed as a memory with the inputs as addresses of data (output values), hence ROM or PROM names!
Slide 11 Read Only Memory ExampleExample: A 8 X 4 ROM (N = 3 input lines, M= 4 output lines) The fixed "AND" array is a decoder with 3 inputs and 8 outputs implementing minterms. The programmable "OR array uses a single line to represent all inputs to an OR gate. An X in the array corresponds to attaching the minterm to the OR Read Example: For input (A2, A1, A0) = 001, output is (F3,F2,F1,F0 ) = 0011. Read Only Memory Example D7 D6 D5 D4 D3 D2 D1 D0 A2 A1 A0 A B C F0 F1 F2 F3 X X X X X X X X X X
F3 = D7 + D5 + D2 = A2 A0 + A2 A1 A0 F2 = D7 + D0 = A2 A1 A0 + A2 A1 A0 F1 = D4 + D1 = A1 A1 A0 + A2 A1 A0 F0 = D7 + D5 + D1 = A2 A0 + A1 A0
Slide 12 Read Only Memory ExampleWhat are functions F3, F2 , F1 and F0 in terms of (A2, A1, A0)? F3 = D7 + D5 + D2 = A2A0 + A2 A1A0 F2 = D7 + D0 = A2A1A0 + A2 A1 A0 F1 = D4 + D1 = A2 A1 A0 + A2 A1 A0 F0 = D7 + D5 + D1 = A2A0 + A1 A0 Read Only Memory Example D7 D6 D5 D4 D3 D2 D1 D0 A2 A1 A0 A B C F0 F1 F2 F3 X X X X X X X X X X
F3 = D7 + D5 + D2 = A2 A0 + A2 A1 A0 F2 = D7 + D0 = A2 A1 A0 + A2 A1 A0 F1 = D4 + D1 = A1 A1 A0 + A2 A1 A0 F0 = D7 + D5 + D1 = A2 A0 + A1 A0
Slide 13 Programmable Array Logic (PAL)Programmable Array Logic (PAL) The PAL is the opposite of the ROM, having a programmable set of ANDs combined with fixed ORs. Disadvantage ROM guaranteed to implement any M functions of N inputs. PAL may have too few inputs to the OR gates. Advantages For given internal complexity, a PAL can have larger N and M Some PALs have outputs that can be complemented, adding POS functions No multilevel circuit implementations in ROM (without external connections from output to input). PAL has outputs from OR terms as internal inputs to all AND terms, making implementation of multi-level circuits easier.
Slide 14 Programmable Array Logic ExampleProgrammable Array Logic Example 4-input, 4-output PAL with fixed, 3-input OR terms What are the equations for F1 through F3? F1 = + F2 = B + AC + A F3 = AD + BD + F1 = AD + BD + + 0 9 1 2 3 4 5 6 7 8 AND gates inputs 0 9 Product term 1 2 3 4 5 6 7 8 9 10 11 12 F 1 F 2 F 3 F 4 I 3 = C I 2 = B I 1 = A 1 2 3 4 5 6 7 8 I = D 4 X X X X X X X X X X X X X X X X X X X X B C A A C B B C A
F3 = AD + BD + F1 = AD + BD + A B+ C = AD + BD + A B + C F4 = AB + CD + F1 = AB + CD + (A B + C ) = AB + CD + AC + BC
Slide 15 Programmable Logic Array (PLA)Programmable Logic Array (PLA) Compared to a ROM and a PAL, a PLA is the most flexible having a programmable set of ANDs combined with a programmable set of ORs. Advantages A PLA can have large N and M permitting implementation of equations that are impractical for a ROM (because of the number of inputs, N, required) A PLA has all of its product terms connectable to all outputs, overcoming the problem of the limited inputs to the PAL ORs Some PLAs have outputs that can be complemented, adding POS functions Disadvantage Often, the product term count limits the application of a PLA. Two-level multiple-output optimization reduces the number of product terms in an implementation, helping to fit it into a PLA.
Slide 16 Programmable Logic Array ExampleProgrammable Logic Array Example 3-input, 2-output PLA with 4 product terms F1 = AB +BC + AC F2 = (AB + A B ) = A B + AB Fuse intact Fuse blown 1 F 1 F 2 X A B C C C B B A A 0 1 2 3 4 X X X X X X X X X X X X X X A B A C B C A B X
F1 = AB +BC + AC F2 = (AB + A B ) = (A + B ) (A + B) = A B + AB No. If only SOP functions used, requires at least 5 AND gates.
Table of ContentsThe object immediately following this sentence is the media player.